qmk_firmware

QMK firmware for my keyboards (Corne, Sweep Ferris) and trackball (Ploopy Adept)
Log | Files | Refs | Submodules | LICENSE

config.h (1566B)


      1 /* Copyright 2021 Jessica Sullivan and Don Kjer
      2  *
      3  * This program is free software: you can redistribute it and/or modify
      4  * it under the terms of the GNU General Public License as published by
      5  * the Free Software Foundation, either version 2 of the License, or
      6  * (at your option) any later version.
      7  *
      8  * This program is distributed in the hope that it will be useful,
      9  * but WITHOUT ANY WARRANTY; without even the implied warranty of
     10  * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
     11  * GNU General Public License for more details.
     12  *
     13  * You should have received a copy of the GNU General Public License
     14  * along with this program.  If not, see <http://www.gnu.org/licenses/>.
     15  */
     16 
     17 #pragma once
     18 
     19 
     20 #define WAIT_US_TIMER           GPTD3
     21 
     22 // Dynamic EEPROM
     23 // Something sensible or else VIA may crash
     24 // Users may enable more if they wish
     25 #define DYNAMIC_KEYMAP_EEPROM_MAX_ADDR  4095
     26 
     27 // Increase VIA layer count
     28 #define DYNAMIC_KEYMAP_LAYER_COUNT 16
     29 
     30 #define EARLY_INIT_PERFORM_BOOTLOADER_JUMP TRUE
     31 
     32 /* LED indicator pins */
     33 #define LED_WIN_LOCK_PIN    C5
     34 #define LED_MR_LOCK_PIN     LED_SCROLL_LOCK_PIN
     35 
     36 #define IS31FL3733_I2C_ADDRESS_1 IS31FL3733_I2C_ADDRESS_GND_GND
     37 #define IS31FL3733_I2C_ADDRESS_2 IS31FL3733_I2C_ADDRESS_GND_VCC
     38 
     39 /* I2C Alternate function settings */
     40 #define I2C1_SCL_PAL_MODE 1
     41 #define I2C1_SDA_PAL_MODE 1
     42 
     43 /* Set I2C speed to 400kHz, 300ns Tr, 14ns Tf */
     44 #define I2C1_TIMINGR_PRESC   0x1U
     45 #define I2C1_TIMINGR_SCLDEL  0x9U
     46 #define I2C1_TIMINGR_SDADEL  0x0U
     47 #define I2C1_TIMINGR_SCLH   0x0cU
     48 #define I2C1_TIMINGR_SCLL   0x22U