Pipelined, synthesizable, and fabricable RISC-V core in SystemVerilog+Yosys+OpenROAD