emu_nes/cpu.c

1356 lines
21 KiB
C
Raw Normal View History

2024-05-20 10:09:19 -04:00
#include <stdint.h>
#include <stdio.h>
2024-06-08 08:11:06 -04:00
#include <stdlib.h>
#include <string.h>
2024-06-08 08:11:06 -04:00
#define MAX(a, b) ((a > b) ? a : b)
#define STATUS_UPDATE_ZERO(r) \
(regs.status.zero = r == 0)
#define STATUS_UPDATE_NEGATIVE(r) \
(regs.status.negative = ((r & (1 << 7)) > 0))
2024-05-20 10:09:19 -04:00
struct cpu_flags {
uint8_t carry : 1;
uint8_t zero : 1;
uint8_t interrupt_disable : 1;
uint8_t decimal_mode : 1;
uint8_t brk : 1;
uint8_t unused : 1;
uint8_t overflow : 1;
uint8_t negative : 1;
};
struct registers {
uint8_t a, x, y, sp;
2024-05-20 10:09:19 -04:00
struct cpu_flags status;
uint16_t pc;
};
struct registers regs;
enum addressing_mode {
2024-06-04 06:46:11 -04:00
AM_ACC,
AM_IMM,
AM_ZP,
AM_ZP_X,
AM_ZP_Y,
AM_REL,
AM_ABS,
AM_ABS_X,
AM_ABS_Y,
AM_IND,
AM_IND_X,
AM_IND_Y,
2024-05-20 10:09:19 -04:00
};
2024-06-04 06:24:09 -04:00
/* 64K address space, 16bit words */
uint8_t memory[0x16000];
2024-05-20 10:09:19 -04:00
/* example program taken from https://bugzmanov.github.io/nes_ebook/chapter_3_1.html */
uint8_t program[] = { 0xa9, 0xc0, 0xaa, 0xe8, 0x00 };
uint32_t cycles = 0;
2024-06-09 06:37:09 -04:00
static uint8_t
2024-06-08 08:11:06 -04:00
peek(uint16_t addr)
2024-06-04 06:24:09 -04:00
{
return memory[addr];
}
2024-06-09 06:37:09 -04:00
static uint16_t
2024-06-04 06:24:09 -04:00
peek16(uint16_t addr)
{
/* bytes are stored in little-endian (low then high) */
return (uint16_t)memory[addr] | ((uint16_t)memory[addr + 1] << 8);
}
2024-06-09 06:37:09 -04:00
static void
memwrite(uint16_t addr, uint8_t byte)
{
memory[addr] = byte;
2024-06-09 06:37:09 -04:00
}
static void
memwrite16(uint16_t addr, uint16_t word)
{
/* bytes are stored in little-endian (low then high) */
memory[addr] = word & 0xFF;
memory[addr + 1] = (word & 0xFF00) >> 8;
}
static uint8_t
opcode_arg(enum addressing_mode mode)
2024-06-08 08:11:06 -04:00
{
uint8_t arg, val;
if (mode != AM_ABS && mode != AM_ABS_X && mode != AM_ABS_Y)
arg = peek(regs.pc++);
else
arg = peek16(regs.pc), regs.pc += 2;
2024-06-08 08:11:06 -04:00
switch (mode) {
case AM_IMM:
case AM_REL:
2024-06-08 08:11:06 -04:00
val = arg;
break;
case AM_ZP:
2024-06-08 08:11:06 -04:00
val = peek(arg % 256);
break;
case AM_ZP_X:
2024-06-08 08:11:06 -04:00
val = peek((arg + regs.x) % 256);
break;
case AM_ZP_Y:
val = peek((arg + regs.y) % 256);
break;
case AM_ABS:
val = peek16(arg);
break;
case AM_ABS_X:
2024-06-08 08:11:06 -04:00
val = peek16(arg + regs.x);
break;
case AM_ABS_Y:
2024-06-08 08:11:06 -04:00
val = peek16(arg + regs.y);
break;
case AM_IND_X:
2024-06-08 08:11:06 -04:00
val = peek(peek((arg + regs.x) % 256) + peek((arg + regs.x + 1) % 256) * 256);
break;
case AM_IND_Y:
2024-06-08 08:11:06 -04:00
val = peek(peek(arg) + peek((arg + 1) % 256) * 256 + regs.y);
break;
default:
fprintf(stderr, "INVALID ADDRESSING MODE\n");
2024-06-08 08:11:06 -04:00
abort();
}
return val;
}
static uint16_t
opcode_mem(enum addressing_mode mode)
{
uint8_t arg;
uint16_t val;
if (mode != AM_ABS && mode != AM_ABS_X && mode != AM_ABS_Y)
arg = peek(regs.pc++);
else
arg = peek16(regs.pc), regs.pc += 2;
switch (mode) {
case AM_ZP:
val = arg % 256;
break;
case AM_ZP_X:
val = (arg + regs.x) % 256;
break;
case AM_ZP_Y:
val = (arg + regs.y) % 256;
break;
case AM_ABS:
val = arg;
break;
case AM_ABS_X:
val = arg + regs.x;
break;
case AM_ABS_Y:
val = arg + regs.y;
break;
case AM_IND_X:
val = peek((arg + regs.x) % 256) + peek((arg + regs.x + 1) % 256) * 256;
break;
case AM_IND_Y:
val = peek(arg) + peek((arg + 1) % 256) * 256 + regs.y;
break;
default:
fprintf(stderr, "INVALID ADDRESSING MODE\n");
abort();
}
return val;
}
static void
adc(uint8_t arg)
{
uint16_t sum; // 16-bit sum makes it easier to determine carry flag
sum = regs.a + arg + regs.status.carry;
2024-06-08 08:11:06 -04:00
regs.a = sum & 0xFF;
regs.status.carry = sum > 0xFF;
/* overflow flag formula: https://stackoverflow.com/a/29224684 */
2024-06-09 06:05:31 -04:00
regs.status.overflow = (~(regs.a ^ arg) & (regs.a ^ sum) & 0x80) > 0;
2024-06-08 08:11:06 -04:00
STATUS_UPDATE_ZERO(regs.a);
STATUS_UPDATE_NEGATIVE(regs.a);
}
static void
and(uint8_t arg)
{
regs.a &= arg;
STATUS_UPDATE_ZERO(regs.a);
STATUS_UPDATE_NEGATIVE(regs.a);
}
static void
asl(uint8_t arg)
{
uint16_t tmp;
tmp = regs.a << 1;
regs.a = tmp & 0xFF;
regs.status.carry = tmp > 0xFF;
STATUS_UPDATE_ZERO(regs.a);
STATUS_UPDATE_NEGATIVE(regs.a);
}
static void
bcc(uint8_t arg)
{
if (regs.status.carry == 0)
regs.pc += arg;
}
static void
bcs(uint8_t arg)
{
if (regs.status.carry == 1)
regs.pc += arg;
}
static void
beq(uint8_t arg)
{
if (regs.status.zero == 1)
regs.pc += arg;
}
static void
bit(uint8_t arg)
{
regs.status.zero = (regs.a & arg) == 0;
regs.status.overflow = (arg & (1 << 6)) > 0;
2024-06-09 13:20:33 -04:00
STATUS_UPDATE_NEGATIVE(arg);
}
static void
bmi(uint8_t arg)
{
if (regs.status.negative == 1)
regs.pc += arg;
}
static void
bne(uint8_t arg)
{
if (regs.status.zero == 0)
regs.pc += arg;
}
static void
bpl(uint8_t arg)
{
if (regs.status.negative == 0)
regs.pc += arg;
}
static void
brk(void)
2024-05-24 02:20:08 -04:00
{
/* TODO: push regs.pc and regs.status to stack and load IRQ vector */
regs.status.brk = 1;
exit(0);
2024-05-24 02:20:08 -04:00
}
static void
bvc(uint8_t arg)
{
if (regs.status.overflow == 0)
regs.pc += arg;
}
static void
bvs(uint8_t arg)
{
if (regs.status.overflow == 1)
regs.pc += arg;
}
static void
clc(void)
{
regs.status.carry = 0;
}
static void
cld(void)
{
regs.status.decimal_mode = 0;
}
static void
cli(void)
{
regs.status.interrupt_disable = 0;
}
static void
clv(void)
{
regs.status.overflow = 0;
}
static void
cmp(uint8_t arg)
{
uint8_t tmp;
tmp = regs.a - arg;
regs.status.carry = regs.a >= arg;
regs.status.zero = regs.a == arg;
2024-06-09 13:20:33 -04:00
STATUS_UPDATE_NEGATIVE(tmp);
}
static void
cpx(uint8_t arg)
{
uint8_t tmp;
tmp = regs.x - arg;
regs.status.carry = regs.x >= arg;
regs.status.zero = regs.x == arg;
2024-06-09 13:20:33 -04:00
STATUS_UPDATE_NEGATIVE(tmp);
}
static void
cpy(uint8_t arg)
{
uint8_t tmp;
tmp = regs.y - arg;
regs.status.carry = regs.y >= arg;
regs.status.zero = regs.y == arg;
2024-06-09 13:20:33 -04:00
STATUS_UPDATE_NEGATIVE(tmp);
}
static void
dec(uint16_t mem)
{
memwrite(mem, peek(mem) - 1);
2024-06-09 13:20:33 -04:00
STATUS_UPDATE_ZERO(peek(mem));
STATUS_UPDATE_NEGATIVE(peek(mem));
}
static void
2024-06-09 13:20:33 -04:00
dex(void)
{
2024-06-09 13:20:33 -04:00
regs.x--;
STATUS_UPDATE_ZERO(regs.x);
STATUS_UPDATE_NEGATIVE(regs.x);
}
static void
2024-06-09 13:20:33 -04:00
dey(void)
{
2024-06-09 13:20:33 -04:00
regs.y--;
STATUS_UPDATE_ZERO(regs.y);
STATUS_UPDATE_NEGATIVE(regs.y);
}
static void
eor(uint8_t arg)
{
2024-06-09 13:20:33 -04:00
regs.a ^= arg;
STATUS_UPDATE_ZERO(regs.a);
STATUS_UPDATE_NEGATIVE(regs.a);
}
static void
2024-06-09 13:20:33 -04:00
inc(uint16_t mem)
{
2024-06-09 13:20:33 -04:00
memwrite(mem, peek(mem) + 1);
STATUS_UPDATE_ZERO(peek(mem));
STATUS_UPDATE_NEGATIVE(peek(mem));
}
static void
inx(void)
{
regs.x++;
STATUS_UPDATE_ZERO(regs.x);
STATUS_UPDATE_NEGATIVE(regs.x);
}
static void
iny(uint8_t arg)
{
2024-06-09 13:20:33 -04:00
regs.y++;
STATUS_UPDATE_ZERO(regs.y);
STATUS_UPDATE_NEGATIVE(regs.y);
}
static void
jmp(uint8_t arg)
{
2024-06-09 13:20:33 -04:00
regs.pc = arg;
}
static void
jsr(uint8_t arg)
{
/* TODO: complete this */
}
static void
lda(uint8_t arg)
2024-05-24 02:20:08 -04:00
{
regs.a = arg;
2024-06-04 06:24:09 -04:00
STATUS_UPDATE_ZERO(regs.a);
STATUS_UPDATE_NEGATIVE(regs.a);
2024-05-24 02:20:08 -04:00
}
static void
ldx(uint8_t arg)
{
2024-06-09 13:20:33 -04:00
regs.x = arg;
STATUS_UPDATE_ZERO(regs.x);
STATUS_UPDATE_NEGATIVE(regs.x);
}
static void
ldy(uint8_t arg)
{
2024-06-09 13:20:33 -04:00
regs.y = arg;
STATUS_UPDATE_ZERO(regs.y);
STATUS_UPDATE_NEGATIVE(regs.y);
}
static void
lsr(uint8_t arg)
{
/* TODO: complete this */
}
static void
nop(uint8_t arg)
{
2024-06-09 13:20:33 -04:00
return;
}
static void
ora(uint8_t arg)
{
2024-06-09 13:20:33 -04:00
regs.a |= arg;
STATUS_UPDATE_ZERO(regs.a);
STATUS_UPDATE_NEGATIVE(regs.a);
}
static void
pha(uint8_t arg)
{
/* TODO: complete this */
}
static void
php(uint8_t arg)
{
/* TODO: complete this */
}
static void
phx(uint8_t arg)
{
/* TODO: complete this */
}
static void
phy(uint8_t arg)
{
/* TODO: complete this */
}
static void
pla(uint8_t arg)
{
/* TODO: complete this */
}
static void
plp(uint8_t arg)
{
/* TODO: complete this */
}
static void
plx(uint8_t arg)
{
/* TODO: complete this */
}
static void
ply(uint8_t arg)
{
/* TODO: complete this */
}
static void
rol(uint8_t arg)
{
/* TODO: complete this */
}
static void
ror(uint8_t arg)
{
/* TODO: complete this */
}
static void
rti(uint8_t arg)
{
/* TODO: complete this */
}
static void
rts(uint8_t arg)
{
/* TODO: complete this */
}
static void
sbc(uint8_t arg)
{
/* SBC is described online as ADC with argument as two's complement */
adc(~arg + 1);
}
static void
sec(uint8_t arg)
{
regs.status.carry = 1;
}
static void
sed(uint8_t arg)
{
regs.status.decimal_mode = 1;
}
static void
sei(uint8_t arg)
{
regs.status.interrupt_disable = 1;
}
static void
2024-06-10 03:24:05 -04:00
sta(uint16_t mem)
{
2024-06-10 03:24:05 -04:00
memwrite(mem, regs.a);
}
static void
2024-06-10 03:24:05 -04:00
stx(uint16_t mem)
{
2024-06-10 03:24:05 -04:00
memwrite(mem, regs.x);
}
static void
2024-06-10 03:24:05 -04:00
sty(uint16_t mem)
{
2024-06-10 03:24:05 -04:00
memwrite(mem, regs.y);
}
static void
tax(void)
{
regs.x = regs.a;
STATUS_UPDATE_ZERO(regs.x);
STATUS_UPDATE_NEGATIVE(regs.x);
}
static void
tay(uint8_t arg)
{
/* TODO: complete this */
}
static void
tsx(uint8_t arg)
{
/* TODO: complete this */
}
static void
txa(uint8_t arg)
{
/* TODO: complete this */
}
static void
txs(uint8_t arg)
{
/* TODO: complete this */
}
static void
tya(uint8_t arg)
{
/* TODO: complete this */
}
2024-06-09 06:37:09 -04:00
static void
interpret(void)
2024-05-20 10:09:19 -04:00
{
uint8_t opcode;
for (;;) {
2024-06-04 06:24:09 -04:00
opcode = peek(regs.pc++);
2024-05-20 10:09:19 -04:00
printf("opcode: $%02X\n", opcode);
2024-05-20 10:09:19 -04:00
switch (opcode) {
case 0x69:
adc(opcode_arg(AM_IMM));
cycles += 2;
2024-06-08 08:11:06 -04:00
break;
case 0x65:
adc(opcode_arg(AM_ZP));
cycles += 3;
2024-06-08 08:11:06 -04:00
break;
case 0x75:
adc(opcode_arg(AM_ZP_X));
cycles += 4;
break;
case 0x6d:
adc(opcode_arg(AM_ABS));
cycles += 4;
2024-06-08 08:11:06 -04:00
break;
case 0x7d:
adc(opcode_arg(AM_ABS_X));
cycles += 4;
break;
case 0x79:
adc(opcode_arg(AM_ABS_Y));
cycles += 4;
break;
case 0x72:
adc(opcode_arg(AM_IND));
cycles += 5;
break;
case 0x61:
adc(opcode_arg(AM_IND_X));
cycles += 6;
2024-06-08 08:11:06 -04:00
break;
case 0x71:
adc(opcode_arg(AM_IND_Y));
cycles += 5;
2024-06-08 08:11:06 -04:00
break;
case 0x29:
and(opcode_arg(AM_IMM));
cycles += 2;
2024-06-08 08:11:06 -04:00
break;
case 0x25:
and(opcode_arg(AM_ZP));
cycles += 3;
2024-06-08 08:11:06 -04:00
break;
case 0x35:
and(opcode_arg(AM_ZP_X));
cycles += 4;
2024-06-08 08:11:06 -04:00
break;
case 0x2d:
and(opcode_arg(AM_ABS));
cycles += 4;
2024-05-24 02:20:08 -04:00
break;
case 0x3d:
and(opcode_arg(AM_ABS_X));
cycles += 4;
break;
case 0x39:
and(opcode_arg(AM_ABS_Y));
cycles += 4;
break;
case 0x32:
and(opcode_arg(AM_IND));
cycles += 5;
break;
case 0x21:
and(opcode_arg(AM_IND_X));
cycles += 6;
break;
case 0x31:
and(opcode_arg(AM_IND_Y));
cycles += 5;
break;
case 0x0a:
asl(opcode_arg(AM_ACC));
cycles += 2;
break;
case 0x06:
asl(opcode_arg(AM_ZP));
cycles += 5;
break;
case 0x16:
asl(opcode_arg(AM_ZP_X));
cycles += 6;
break;
case 0x0e:
asl(opcode_arg(AM_ABS));
cycles += 6;
break;
case 0x1e:
asl(opcode_arg(AM_ABS_X));
cycles += 6;
break;
case 0x90:
bcc(opcode_arg(AM_IMM));
cycles += 2;
break;
case 0xb0:
bcs(opcode_arg(AM_IMM));
cycles += 2;
break;
case 0xf0:
beq(opcode_arg(AM_IMM));
cycles += 2;
break;
case 0x89:
bit(opcode_arg(AM_IMM));
cycles += 2;
break;
case 0x24:
bit(opcode_arg(AM_ZP));
cycles += 3;
break;
case 0x34:
bit(opcode_arg(AM_ZP_X));
cycles += 4;
break;
case 0x2c:
bit(opcode_arg(AM_ABS));
cycles += 4;
break;
case 0x3c:
bit(opcode_arg(AM_ABS_X));
cycles += 4;
break;
case 0x30:
bmi(opcode_arg(AM_IMM));
cycles += 2;
break;
case 0xd0:
bne(opcode_arg(AM_IMM));
cycles += 2;
break;
case 0x10:
bpl(opcode_arg(AM_IMM));
cycles += 2;
break;
case 0x00:
brk();
cycles += 7;
break;
case 0x50:
bvc(opcode_arg(AM_IMM));
cycles += 2;
break;
case 0x70:
bvs(opcode_arg(AM_IMM));
cycles += 2;
break;
case 0x18:
clc();
cycles += 2;
break;
case 0xd8:
cld();
cycles += 2;
break;
case 0x58:
cli();
cycles += 2;
break;
case 0xb8:
clv();
cycles += 2;
break;
case 0xc9:
cmp(opcode_arg(AM_IMM));
cycles += 2;
break;
case 0xc5:
cmp(opcode_arg(AM_ZP));
cycles += 3;
break;
case 0xd5:
cmp(opcode_arg(AM_ZP_X));
cycles += 4;
break;
case 0xcd:
cmp(opcode_arg(AM_ABS));
cycles += 4;
break;
case 0xdd:
cmp(opcode_arg(AM_ABS_X));
cycles += 4;
break;
case 0xd9:
cmp(opcode_arg(AM_ABS_Y));
cycles += 4;
break;
case 0xd2:
cmp(opcode_arg(AM_IND));
cycles += 5;
break;
case 0xc1:
cmp(opcode_arg(AM_IND_X));
cycles += 6;
break;
case 0xd1:
cmp(opcode_arg(AM_IND_Y));
cycles += 5;
break;
case 0xe0:
cpx(opcode_arg(AM_IMM));
cycles += 2;
break;
case 0xe4:
cpx(opcode_arg(AM_ZP));
cycles += 3;
break;
case 0xec:
cpx(opcode_arg(AM_ABS));
cycles += 4;
break;
case 0xc0:
cpy(opcode_arg(AM_IMM));
cycles += 2;
break;
case 0xc4:
cpy(opcode_arg(AM_ZP));
cycles += 3;
break;
case 0xcc:
cpy(opcode_arg(AM_ABS));
cycles += 4;
break;
case 0xc6:
dec(opcode_mem(AM_ZP));
cycles += 5;
break;
case 0xd6:
dec(opcode_mem(AM_ZP_X));
cycles += 6;
break;
case 0xce:
dec(opcode_mem(AM_ABS));
cycles += 6;
break;
case 0xde:
dec(opcode_mem(AM_ABS_X));
cycles += 7;
break;
case 0xca:
2024-06-09 13:20:33 -04:00
dex();
cycles += 2;
break;
case 0x88:
2024-06-09 13:20:33 -04:00
dey();
cycles += 2;
break;
case 0x49:
eor(opcode_arg(AM_IMM));
cycles += 2;
break;
case 0x45:
eor(opcode_arg(AM_ZP));
cycles += 3;
break;
case 0x55:
eor(opcode_arg(AM_ZP_X));
cycles += 4;
break;
case 0x4d:
eor(opcode_arg(AM_ABS));
cycles += 4;
break;
case 0x5d:
eor(opcode_arg(AM_ABS_X));
cycles += 4;
break;
case 0x59:
eor(opcode_arg(AM_ABS_Y));
cycles += 4;
break;
case 0x52:
eor(opcode_arg(AM_IND));
cycles += 5;
break;
case 0x41:
eor(opcode_arg(AM_IND_X));
cycles += 6;
break;
case 0x51:
eor(opcode_arg(AM_IND_Y));
cycles += 5;
break;
case 0x1a:
inc(opcode_arg(AM_ACC));
cycles += 2;
break;
case 0xe6:
inc(opcode_arg(AM_ZP));
cycles += 5;
break;
case 0xf6:
inc(opcode_arg(AM_ZP_X));
cycles += 6;
break;
case 0xee:
inc(opcode_arg(AM_ABS));
cycles += 6;
break;
case 0xfe:
inc(opcode_arg(AM_ABS_X));
cycles += 7;
break;
case 0xe8:
inx();
cycles += 2;
break;
case 0xc8:
iny(opcode_arg(AM_ACC));
cycles += 2;
break;
case 0x4c:
jmp(opcode_arg(AM_ABS));
cycles += 3;
break;
case 0x6c:
jmp(opcode_arg(AM_IND));
cycles += 6;
break;
case 0x7c:
jmp(opcode_arg(AM_ABS_X));
cycles += 6;
break;
case 0x20:
jsr(opcode_arg(AM_ABS));
cycles += 6;
2024-05-24 02:20:08 -04:00
break;
case 0xa9:
lda(opcode_arg(AM_IMM));
cycles += 2;
break;
case 0xa5:
lda(opcode_arg(AM_ZP));
cycles += 3;
break;
case 0xb5:
lda(opcode_arg(AM_ZP_X));
cycles += 4;
2024-05-24 02:20:08 -04:00
break;
case 0xad:
lda(opcode_arg(AM_ABS));
cycles += 4;
break;
case 0xbd:
lda(opcode_arg(AM_ABS_X));
cycles += 4;
break;
case 0xb9:
lda(opcode_arg(AM_ABS_Y));
cycles += 4;
break;
case 0xb2:
lda(opcode_arg(AM_IND));
cycles += 5;
break;
case 0xa1:
lda(opcode_arg(AM_IND_X));
cycles += 6;
2024-05-24 02:20:08 -04:00
break;
case 0xb1:
lda(opcode_arg(AM_IND_Y));
cycles += 5;
break;
case 0xa2:
ldx(opcode_arg(AM_IMM));
cycles += 2;
2024-05-24 02:20:08 -04:00
break;
case 0xa6:
ldx(opcode_arg(AM_ZP));
cycles += 3;
2024-05-24 02:20:08 -04:00
break;
case 0xb6:
ldx(opcode_arg(AM_ZP_Y));
cycles += 4;
2024-05-24 02:20:08 -04:00
break;
case 0xae:
ldx(opcode_arg(AM_ABS));
cycles += 4;
break;
case 0xbe:
ldx(opcode_arg(AM_ABS_Y));
cycles += 4;
break;
case 0xa0:
ldy(opcode_arg(AM_IMM));
cycles += 2;
break;
case 0xa4:
ldy(opcode_arg(AM_ZP));
cycles += 3;
break;
case 0xb4:
ldy(opcode_arg(AM_ZP_X));
cycles += 4;
break;
case 0xac:
ldy(opcode_arg(AM_ABS));
cycles += 4;
break;
case 0xbc:
ldy(opcode_arg(AM_ABS_X));
cycles += 4;
break;
case 0x4a:
lsr(opcode_arg(AM_ACC));
cycles += 2;
break;
case 0x46:
lsr(opcode_arg(AM_ZP));
cycles += 5;
break;
case 0x56:
lsr(opcode_arg(AM_ZP_X));
cycles += 6;
break;
case 0x4e:
lsr(opcode_arg(AM_ABS));
cycles += 6;
break;
case 0x5e:
lsr(opcode_arg(AM_ABS_X));
cycles += 6;
break;
case 0xea:
nop(opcode_arg(AM_ACC));
cycles += 2;
break;
case 0x09:
ora(opcode_arg(AM_IMM));
cycles += 2;
break;
case 0x05:
ora(opcode_arg(AM_ZP));
cycles += 3;
break;
case 0x15:
ora(opcode_arg(AM_ZP_X));
cycles += 4;
break;
case 0x0d:
ora(opcode_arg(AM_ABS));
cycles += 4;
break;
case 0x1d:
ora(opcode_arg(AM_ABS_X));
cycles += 4;
break;
case 0x19:
ora(opcode_arg(AM_ABS_Y));
cycles += 4;
break;
case 0x12:
ora(opcode_arg(AM_IND));
cycles += 5;
break;
case 0x01:
ora(opcode_arg(AM_IND_X));
cycles += 6;
break;
case 0x11:
ora(opcode_arg(AM_IND_Y));
cycles += 5;
break;
case 0x48:
pha(opcode_arg(AM_ACC));
cycles += 3;
break;
case 0x08:
php(opcode_arg(AM_ACC));
cycles += 3;
break;
case 0xda:
phx(opcode_arg(AM_ACC));
cycles += 3;
break;
case 0x5a:
phy(opcode_arg(AM_ACC));
cycles += 3;
break;
case 0x68:
pla(opcode_arg(AM_ACC));
cycles += 4;
break;
case 0x28:
plp(opcode_arg(AM_ACC));
cycles += 4;
break;
case 0xfa:
plx(opcode_arg(AM_ACC));
cycles += 4;
break;
case 0x7a:
ply(opcode_arg(AM_ACC));
cycles += 4;
break;
case 0x2a:
rol(opcode_arg(AM_ACC));
cycles += 2;
break;
case 0x26:
rol(opcode_arg(AM_ZP));
cycles += 5;
break;
case 0x36:
rol(opcode_arg(AM_ZP_X));
cycles += 6;
break;
case 0x2e:
rol(opcode_arg(AM_ABS));
cycles += 6;
break;
case 0x3e:
rol(opcode_arg(AM_ABS_X));
cycles += 6;
break;
case 0x6a:
ror(opcode_arg(AM_ACC));
cycles += 2;
break;
case 0x66:
ror(opcode_arg(AM_ZP));
cycles += 5;
break;
case 0x76:
ror(opcode_arg(AM_ZP_X));
cycles += 6;
break;
case 0x6e:
ror(opcode_arg(AM_ABS));
cycles += 6;
break;
case 0x7e:
ror(opcode_arg(AM_ABS_X));
cycles += 6;
break;
case 0x40:
rti(opcode_arg(AM_ACC));
cycles += 6;
break;
case 0x60:
rts(opcode_arg(AM_ACC));
cycles += 6;
break;
case 0xe9:
sbc(opcode_arg(AM_IMM));
cycles += 2;
break;
case 0xe5:
sbc(opcode_arg(AM_ZP));
cycles += 3;
break;
case 0xf5:
sbc(opcode_arg(AM_ZP_X));
cycles += 4;
break;
case 0xed:
sbc(opcode_arg(AM_ABS));
cycles += 4;
break;
case 0xfd:
sbc(opcode_arg(AM_ABS_X));
cycles += 4;
break;
case 0xf9:
sbc(opcode_arg(AM_ABS_Y));
cycles += 4;
break;
case 0xf2:
sbc(opcode_arg(AM_IND));
cycles += 5;
break;
case 0xe1:
sbc(opcode_arg(AM_IND_X));
cycles += 6;
break;
case 0xf1:
sbc(opcode_arg(AM_IND_Y));
cycles += 5;
break;
case 0x38:
sec(opcode_arg(AM_ACC));
cycles += 2;
break;
case 0xf8:
sed(opcode_arg(AM_ACC));
cycles += 2;
break;
case 0x78:
sei(opcode_arg(AM_ACC));
cycles += 2;
break;
case 0x85:
2024-06-10 03:24:05 -04:00
sta(opcode_mem(AM_ZP));
cycles += 4;
break;
case 0x95:
2024-06-10 03:24:05 -04:00
sta(opcode_mem(AM_ZP_X));
cycles += 5;
break;
case 0x8d:
2024-06-10 03:24:05 -04:00
sta(opcode_mem(AM_ABS));
cycles += 5;
break;
case 0x9d:
2024-06-10 03:24:05 -04:00
sta(opcode_mem(AM_ABS_X));
cycles += 6;
break;
case 0x99:
2024-06-10 03:24:05 -04:00
sta(opcode_mem(AM_ABS_Y));
cycles += 6;
break;
case 0x92:
2024-06-10 03:24:05 -04:00
sta(opcode_mem(AM_IND));
cycles += 6;
break;
case 0x81:
2024-06-10 03:24:05 -04:00
sta(opcode_mem(AM_IND_X));
cycles += 7;
break;
case 0x91:
2024-06-10 03:24:05 -04:00
sta(opcode_mem(AM_IND_Y));
cycles += 7;
break;
case 0x86:
2024-06-10 03:24:05 -04:00
stx(opcode_mem(AM_ZP));
cycles += 4;
break;
case 0x96:
2024-06-10 03:24:05 -04:00
stx(opcode_mem(AM_ZP_Y));
cycles += 5;
break;
case 0x8e:
2024-06-10 03:24:05 -04:00
stx(opcode_mem(AM_ABS));
cycles += 5;
break;
case 0x84:
2024-06-10 03:24:05 -04:00
sty(opcode_mem(AM_ZP));
cycles += 4;
break;
case 0x94:
2024-06-10 03:24:05 -04:00
sty(opcode_mem(AM_ZP_X));
cycles += 5;
break;
case 0x8c:
2024-06-10 03:24:05 -04:00
sty(opcode_mem(AM_ABS));
cycles += 5;
break;
case 0xaa:
tax();
cycles += 2;
break;
case 0xa8:
tay(opcode_arg(AM_ACC));
cycles += 2;
break;
case 0xba:
tsx(opcode_arg(AM_ACC));
cycles += 2;
break;
case 0x8a:
txa(opcode_arg(AM_ACC));
cycles += 2;
break;
case 0x9a:
txs(opcode_arg(AM_ACC));
cycles += 2;
break;
case 0x98:
tya(opcode_arg(AM_ACC));
cycles += 2;
break;
2024-05-20 10:09:19 -04:00
default:
printf("opcode $%02X not implemented\n", opcode);
2024-05-20 10:09:19 -04:00
break;
}
printf("status: %i%i%i%i%i%i%i%i\n", regs.status.carry,
regs.status.zero, regs.status.interrupt_disable,
regs.status.decimal_mode, regs.status.brk,
regs.status.unused, regs.status.overflow,
regs.status.negative);
printf("A: $%02X, X: $%02X, Y: $%02X, SP: $%02X, PC: $%02X\n",
regs.a, regs.x, regs.y, regs.sp, regs.pc);
2024-05-20 10:09:19 -04:00
}
}
2024-06-04 06:24:09 -04:00
/* https://www.nesdev.org/wiki/CPU_power_up_state */
void
cpu_init(void)
{
regs.a = regs.x = regs.y = 0;
regs.pc = 0xFFFC;
regs.sp = 0xFD;
memset(&regs.status, 0, sizeof(regs.status));
regs.status.unused = 1;
}
int
main(void)
{
2024-06-04 06:24:09 -04:00
cpu_init();
if (sizeof(program) > (0x10000 - 0x8000)) {
fprintf(stderr, "program is too big for memory\n");
return 1;
}
2024-06-08 08:11:06 -04:00
memcpy(memory + 0x8000, program, sizeof(program));
regs.pc = 0x8000;
printf("Initial State:\n");
printf("status: %i%i%i%i%i%i%i%i\n", regs.status.carry,
regs.status.zero, regs.status.interrupt_disable,
regs.status.decimal_mode, regs.status.brk,
regs.status.unused, regs.status.overflow,
regs.status.negative);
printf("A: $%02X, X: $%02X, Y: $%02X, SP: $%02X, PC: $%02X\n",
regs.a, regs.x, regs.y, regs.sp, regs.pc);
putchar('\n');
interpret();
return 0;
}