summaryrefslogtreecommitdiff
path: root/gnu
diff options
context:
space:
mode:
authorCayetano Santos <csantosb@inventati.org>2026-03-07 11:00:03 +0100
committerCayetano Santos <csantosb@inventati.org>2026-03-12 08:22:11 +0100
commitf3ea17615889cf872a0a5bd0f4e73be0a81aed84 (patch)
tree2bcc77359cc7b867751f46181801275f66063a00 /gnu
parentf1223aec55d2fd521a7583b85350f99714026987 (diff)
gnu: spike: Update to 1.1.0-0.591cff1.
See https://github.com/riscv-software-src/riscv-isa-sim/issues/2237 * gnu/packages/virtualization.scm (spike): Update to 1.1.0-0.591cff1. [arguments]: Remove ’gcc14 #:phase. [inputs]: Remove bash-minimal. [native-inputs]: Remove python-wrapper; add python-minimal-wrapper. Merges guix/guix!6633 Change-Id: If7ab6451972235cf2faa8debe21f1c54b0ae8009
Diffstat (limited to 'gnu')
-rw-r--r--gnu/packages/virtualization.scm70
1 files changed, 35 insertions, 35 deletions
diff --git a/gnu/packages/virtualization.scm b/gnu/packages/virtualization.scm
index 6b789ac36c5..67217802461 100644
--- a/gnu/packages/virtualization.scm
+++ b/gnu/packages/virtualization.scm
@@ -44,6 +44,7 @@
44;;; Copyright © 2025 Douglas Deslauriers <Douglas.Deslauriers@vector.com> 44;;; Copyright © 2025 Douglas Deslauriers <Douglas.Deslauriers@vector.com>
45;;; Copyright © 2025 Andreas Enge <andreas@enge.fr> 45;;; Copyright © 2025 Andreas Enge <andreas@enge.fr>
46;;; Copyright © 2026 Nguyễn Gia Phong <cnx@loang.net> 46;;; Copyright © 2026 Nguyễn Gia Phong <cnx@loang.net>
47;;; Copyright © 2026 Cayetano Santos <csantosb@inventati.org>
47;;; 48;;;
48;;; This file is part of GNU Guix. 49;;; This file is part of GNU Guix.
49;;; 50;;;
@@ -1327,42 +1328,41 @@ it emulates a variety of hardware and peripherals.")
1327 (license (list license:gpl3+ license:mpl2.0)))) 1328 (license (list license:gpl3+ license:mpl2.0))))
1328 1329
1329(define-public spike 1330(define-public spike
1330 (package 1331 (let ((commit "591cff16109ced6a21bb2a612a3853b4e9cbd86d")
1331 (name "spike") 1332 (revision "0"))
1332 (version "1.1.0") 1333 (package
1333 (source (origin 1334 (name "spike")
1334 (method git-fetch) 1335 (version (git-version "1.1.0" revision commit))
1335 (uri (git-reference 1336 (source
1336 (url "https://github.com/riscv-software-src/riscv-isa-sim") 1337 (origin
1337 (commit (string-append "v" version)))) 1338 (method git-fetch)
1338 (file-name (git-file-name name version)) 1339 (uri (git-reference
1339 (sha256 1340 (url "https://github.com/riscv-software-src/riscv-isa-sim")
1340 (base32 "0cik2m0byfp9ppq0hpg3xyrlp5ag1i4dww7a7872mlm36xxqagg0")))) 1341 (commit commit)))
1341 (build-system gnu-build-system) 1342 (file-name (git-file-name name version))
1342 (arguments 1343 (sha256
1343 (list 1344 (base32 "07lhf524y0kkrap5lvfqddrq6hhc0g2ypfcq341w2nrjw95izasc"))))
1344 #:phases 1345 (build-system gnu-build-system)
1345 #~(modify-phases %standard-phases 1346 (arguments
1346 (add-before 'configure 'gcc14 1347 (list
1347 (lambda _ 1348 #:phases
1348 (substitute* "fesvr/device.h" 1349 #~(modify-phases %standard-phases
1349 (("#include <string>" all) 1350 (add-before 'configure 'configure-dtc-path
1350 (string-append all "\n#include <cstdint>"))))) 1351 (lambda* (#:key inputs #:allow-other-keys)
1351 (add-before 'configure 'configure-dtc-path 1352 ;; Reference dtc by its absolute store path.
1352 (lambda* (#:key inputs #:allow-other-keys) 1353 (substitute* "riscv/dts.cc"
1353 ;; Reference dtc by its absolute store path. 1354 (("DTC")
1354 (substitute* "riscv/dts.cc" 1355 (string-append "\"" (search-input-file inputs "/bin/dtc")
1355 (("DTC") 1356 "\""))))))))
1356 (string-append "\"" (search-input-file inputs "/bin/dtc") "\"")))))))) 1357 (inputs
1357 (inputs 1358 (list dtc))
1358 (list bash-minimal dtc)) 1359 (native-inputs
1359 (native-inputs 1360 (list python-minimal-wrapper))
1360 (list python-wrapper)) 1361 (home-page "https://github.com/riscv-software-src/riscv-isa-sim")
1361 (home-page "https://github.com/riscv-software-src/riscv-isa-sim") 1362 (synopsis "RISC-V ISA Simulator")
1362 (synopsis "RISC-V ISA Simulator") 1363 (description "Spike, the RISC-V ISA Simulator, implements a functional model
1363 (description "Spike, the RISC-V ISA Simulator, implements a functional model
1364of one or more RISC-V harts.") 1364of one or more RISC-V harts.")
1365 (license license:bsd-3))) 1365 (license license:bsd-3))))
1366 1366
1367(define-public incus 1367(define-public incus
1368 (package 1368 (package