summaryrefslogtreecommitdiff
path: root/platforms
diff options
context:
space:
mode:
authorCipulot <40441626+Cipulot@users.noreply.github.com>2023-12-08 02:26:44 +0100
committerGitHub <noreply@github.com>2023-12-08 01:26:44 +0000
commit81cedf5fa5b6a1fed8fd076a1ef3f31eeef3f195 (patch)
tree558d69bf1b5eb9c16201396e5f8c49aa01bb9869 /platforms
parentfc61fd9ce3975d636bf32324178808e1b0f87090 (diff)
Add ADC support STM32L4xx and STM32G4xx series MCUs (#22341)
* Update analog.c * Changes to remove errors in compile * Update analog.c Fix for RP2040 build errors * Revert "Merge branch 'adc-add-stm32l4xx-stm32g4xx' of https://github.com/Cipulot/qmk_firmware into adc-add-stm32l4xx-stm32g4xx" This reverts commit b11c2970785ce41ec772689749d71a2bd0ab48e7, reversing changes made to ed3051f94109b53eb1735882abfe7f57473bdca8. * Update analog.c Attempt fix for formatting CI error * Update platforms/chibios/drivers/analog.c Co-authored-by: Joel Challis <git@zvecr.com> * Update platforms/chibios/drivers/analog.c Co-authored-by: Joel Challis <git@zvecr.com> * Update platforms/chibios/drivers/analog.c Co-authored-by: Joel Challis <git@zvecr.com> --------- Co-authored-by: Joel Challis <git@zvecr.com>
Diffstat (limited to 'platforms')
-rw-r--r--platforms/chibios/drivers/analog.c111
1 files changed, 102 insertions, 9 deletions
diff --git a/platforms/chibios/drivers/analog.c b/platforms/chibios/drivers/analog.c
index bf84ce8f76..fb146df936 100644
--- a/platforms/chibios/drivers/analog.c
+++ b/platforms/chibios/drivers/analog.c
@@ -31,7 +31,15 @@
31#endif 31#endif
32 32
33#if STM32_ADCV3_OVERSAMPLING 33#if STM32_ADCV3_OVERSAMPLING
34# error "STM32 ADCV3 Oversampling is not supported at this time." 34// Apparently all ADCV3 chips that support oversampling (STM32L4xx, STM32L4xx+,
35// STM32G4xx, STM32WB[35]x) have errata like “Wrong ADC result if conversion
36// done late after calibration or previous conversion”; the workaround is to
37// perform a dummy conversion and discard its result. STM32G4xx chips also
38// have the “ADC channel 0 converted instead of the required ADC channel”
39// errata, one workaround for which is also to perform a dummy conversion.
40# define ADC_DUMMY_CONVERSIONS_AT_START 1
41#else
42# define ADC_DUMMY_CONVERSIONS_AT_START 0
35#endif 43#endif
36 44
37// Otherwise assume V3 45// Otherwise assume V3
@@ -76,8 +84,10 @@
76#ifndef ADC_COUNT 84#ifndef ADC_COUNT
77# if defined(RP2040) || defined(STM32F0XX) || defined(STM32F1XX) || defined(STM32F4XX) || defined(GD32VF103) || defined(WB32F3G71xx) || defined(WB32FQ95xx) 85# if defined(RP2040) || defined(STM32F0XX) || defined(STM32F1XX) || defined(STM32F4XX) || defined(GD32VF103) || defined(WB32F3G71xx) || defined(WB32FQ95xx)
78# define ADC_COUNT 1 86# define ADC_COUNT 1
79# elif defined(STM32F3XX) 87# elif defined(STM32F3XX) || defined(STM32G4XX)
80# define ADC_COUNT 4 88# define ADC_COUNT 4
89# elif defined(STM32L4XX)
90# define ADC_COUNT 3
81# else 91# else
82# error "ADC_COUNT has not been set for this ARM microcontroller." 92# error "ADC_COUNT has not been set for this ARM microcontroller."
83# endif 93# endif
@@ -89,13 +99,24 @@
89# error "The ARM ADC implementation currently only supports reading one channel at a time." 99# error "The ARM ADC implementation currently only supports reading one channel at a time."
90#endif 100#endif
91 101
102// Add dummy conversions as extra channels (this would work only on chips that
103// have multiple channel index fields instead of a channel mask, but all chips
104// that need that workaround are like that).
105#define ADC_TOTAL_CHANNELS (ADC_DUMMY_CONVERSIONS_AT_START + ADC_NUM_CHANNELS)
106
92#ifndef ADC_BUFFER_DEPTH 107#ifndef ADC_BUFFER_DEPTH
93# define ADC_BUFFER_DEPTH 1 108# define ADC_BUFFER_DEPTH 1
94#endif 109#endif
95 110
96// For more sampling rate options, look at hal_adc_lld.h in ChibiOS 111// For more sampling rate options, look at hal_adc_lld.h in ChibiOS
97#ifndef ADC_SAMPLING_RATE 112#if !defined(ADC_SAMPLING_RATE) && !defined(RP2040)
98# define ADC_SAMPLING_RATE ADC_SMPR_SMP_1P5 113# if defined(ADC_SMPR_SMP_1P5)
114# define ADC_SAMPLING_RATE ADC_SMPR_SMP_1P5
115# elif defined(ADC_SMPR_SMP_2P5) // STM32L4XX, STM32L4XXP, STM32G4XX, STM32WBXX
116# define ADC_SAMPLING_RATE ADC_SMPR_SMP_2P5
117# else
118# error "Cannot determine the default ADC_SAMPLING_RATE for this MCU."
119# endif
99#endif 120#endif
100 121
101// Options are 12, 10, 8, and 6 bit. 122// Options are 12, 10, 8, and 6 bit.
@@ -108,7 +129,7 @@
108#endif 129#endif
109 130
110static ADCConfig adcCfg = {}; 131static ADCConfig adcCfg = {};
111static adcsample_t sampleBuffer[ADC_NUM_CHANNELS * ADC_BUFFER_DEPTH]; 132static adcsample_t sampleBuffer[ADC_TOTAL_CHANNELS * ADC_BUFFER_DEPTH];
112 133
113// Initialize to max number of ADCs, set to empty object to initialize all to false. 134// Initialize to max number of ADCs, set to empty object to initialize all to false.
114static bool adcInitialized[ADC_COUNT] = {}; 135static bool adcInitialized[ADC_COUNT] = {};
@@ -116,7 +137,7 @@ static bool adcInitialized[ADC_COUNT] = {};
116// TODO: add back TR handling??? 137// TODO: add back TR handling???
117static ADCConversionGroup adcConversionGroup = { 138static ADCConversionGroup adcConversionGroup = {
118 .circular = FALSE, 139 .circular = FALSE,
119 .num_channels = (uint16_t)(ADC_NUM_CHANNELS), 140 .num_channels = (uint16_t)(ADC_TOTAL_CHANNELS),
120#if defined(USE_ADCV1) 141#if defined(USE_ADCV1)
121 .cfgr1 = ADC_CFGR1_CONT | ADC_RESOLUTION, 142 .cfgr1 = ADC_CFGR1_CONT | ADC_RESOLUTION,
122 .smpr = ADC_SAMPLING_RATE, 143 .smpr = ADC_SAMPLING_RATE,
@@ -240,6 +261,74 @@ __attribute__((weak)) adc_mux pinToMux(pin_t pin) {
240 case C5: return TO_MUX( ADC_CHANNEL_IN15, 0 ); 261 case C5: return TO_MUX( ADC_CHANNEL_IN15, 0 );
241 // STM32F103x[C-G] in 144-pin packages also have analog inputs on F6...F10, but they are on ADC3, and the 262 // STM32F103x[C-G] in 144-pin packages also have analog inputs on F6...F10, but they are on ADC3, and the
242 // ChibiOS ADC driver for STM32F1xx currently supports only ADC1, therefore these pins are not usable. 263 // ChibiOS ADC driver for STM32F1xx currently supports only ADC1, therefore these pins are not usable.
264#elif defined(STM32L4XX)
265 case A0: return TO_MUX( ADC_CHANNEL_IN5, 0 ); // Can also be ADC2 in some cases
266 case A1: return TO_MUX( ADC_CHANNEL_IN6, 0 ); // Can also be ADC2 in some cases
267 case A2: return TO_MUX( ADC_CHANNEL_IN7, 0 ); // Can also be ADC2
268 case A3: return TO_MUX( ADC_CHANNEL_IN8, 0 ); // Can also be ADC2
269 case A4: return TO_MUX( ADC_CHANNEL_IN9, 0 ); // Can also be ADC2
270 case A5: return TO_MUX( ADC_CHANNEL_IN10, 0 ); // Can also be ADC2
271 case A6: return TO_MUX( ADC_CHANNEL_IN11, 0 ); // Can also be ADC2
272 case A7: return TO_MUX( ADC_CHANNEL_IN12, 0 ); // Can also be ADC2
273 case B0: return TO_MUX( ADC_CHANNEL_IN15, 0 ); // Can also be ADC2
274 case B1: return TO_MUX( ADC_CHANNEL_IN16, 0 ); // Can also be ADC2
275 case C0: return TO_MUX( ADC_CHANNEL_IN1, 0 ); // Can also be ADC2 or ADC3
276 case C1: return TO_MUX( ADC_CHANNEL_IN2, 0 ); // Can also be ADC2 or ADC3
277 case C2: return TO_MUX( ADC_CHANNEL_IN3, 0 ); // Can also be ADC2 or ADC3
278 case C3: return TO_MUX( ADC_CHANNEL_IN4, 0 ); // Can also be ADC2 or ADC3
279 case C4: return TO_MUX( ADC_CHANNEL_IN13, 0 ); // Can also be ADC2
280 case C5: return TO_MUX( ADC_CHANNEL_IN14, 0 ); // Can also be ADC2
281# if STM32_HAS_GPIOF && STM32_ADC_USE_ADC3
282 case F3: return TO_MUX( ADC_CHANNEL_IN6, 2 );
283 case F4: return TO_MUX( ADC_CHANNEL_IN7, 2 );
284 case F5: return TO_MUX( ADC_CHANNEL_IN8, 2 );
285 case F6: return TO_MUX( ADC_CHANNEL_IN9, 2 );
286 case F7: return TO_MUX( ADC_CHANNEL_IN10, 2 );
287 case F8: return TO_MUX( ADC_CHANNEL_IN11, 2 );
288 case F9: return TO_MUX( ADC_CHANNEL_IN12, 2 );
289 case F10: return TO_MUX( ADC_CHANNEL_IN13, 2 );
290# endif
291#elif defined(STM32G4XX)
292 case A0: return TO_MUX( ADC_CHANNEL_IN1, 0 ); // Can also be ADC2
293 case A1: return TO_MUX( ADC_CHANNEL_IN2, 0 ); // Can also be ADC2
294 case A2: return TO_MUX( ADC_CHANNEL_IN3, 0 );
295 case A3: return TO_MUX( ADC_CHANNEL_IN4, 0 );
296 case A4: return TO_MUX( ADC_CHANNEL_IN17, 1 );
297 case A5: return TO_MUX( ADC_CHANNEL_IN13, 1 );
298 case A6: return TO_MUX( ADC_CHANNEL_IN3, 1 );
299 case A7: return TO_MUX( ADC_CHANNEL_IN4, 1 );
300 case B0: return TO_MUX( ADC_CHANNEL_IN15, 0 ); // Can also be ADC3
301 case B1: return TO_MUX( ADC_CHANNEL_IN12, 0 ); // Can also be ADC3
302 case B2: return TO_MUX( ADC_CHANNEL_IN12, 1 );
303 case B11: return TO_MUX( ADC_CHANNEL_IN14, 0 ); // Can also be ADC2
304 case B12: return TO_MUX( ADC_CHANNEL_IN11, 0 ); // Can also be ADC4
305 case B13: return TO_MUX( ADC_CHANNEL_IN5, 2 );
306 case B14: return TO_MUX( ADC_CHANNEL_IN5, 0 ); // Can also be ADC4
307 case B15: return TO_MUX( ADC_CHANNEL_IN15, 1 ); // Can also be ADC4
308 case C0: return TO_MUX( ADC_CHANNEL_IN6, 0 ); // Can also be ADC2
309 case C1: return TO_MUX( ADC_CHANNEL_IN7, 0 ); // Can also be ADC2
310 case C2: return TO_MUX( ADC_CHANNEL_IN8, 0 ); // Can also be ADC2
311 case C3: return TO_MUX( ADC_CHANNEL_IN9, 0 ); // Can also be ADC2
312 case C4: return TO_MUX( ADC_CHANNEL_IN5, 1 );
313 case C5: return TO_MUX( ADC_CHANNEL_IN11, 1 );
314 case D8: return TO_MUX( ADC_CHANNEL_IN12, 3 );
315 case D9: return TO_MUX( ADC_CHANNEL_IN13, 3 );
316 case D10: return TO_MUX( ADC_CHANNEL_IN7, 2 ); // Can also be ADC4
317 case D11: return TO_MUX( ADC_CHANNEL_IN8, 2 ); // Can also be ADC4
318 case D12: return TO_MUX( ADC_CHANNEL_IN9, 2 ); // Can also be ADC4
319 case D13: return TO_MUX( ADC_CHANNEL_IN10, 2 ); // Can also be ADC4
320 case D14: return TO_MUX( ADC_CHANNEL_IN11, 2 ); // Can also be ADC4
321 case E5: return TO_MUX( ADC_CHANNEL_IN2, 3 );
322 case E7: return TO_MUX( ADC_CHANNEL_IN4, 2 );
323 case E8: return TO_MUX( ADC_CHANNEL_IN6, 2 ); // Can also be ADC4
324 case E9: return TO_MUX( ADC_CHANNEL_IN2, 2 );
325 case E10: return TO_MUX( ADC_CHANNEL_IN14, 2 ); // Can also be ADC4
326 case E11: return TO_MUX( ADC_CHANNEL_IN15, 2 ); // Can also be ADC4
327 case E12: return TO_MUX( ADC_CHANNEL_IN16, 2 ); // Can also be ADC4
328 case E13: return TO_MUX( ADC_CHANNEL_IN3, 2 );
329 case E14: return TO_MUX( ADC_CHANNEL_IN1, 3 );
330 case F0: return TO_MUX( ADC_CHANNEL_IN10, 0 );
331 case F1: return TO_MUX( ADC_CHANNEL_IN10, 1 );
243#elif defined(RP2040) 332#elif defined(RP2040)
244 case 26U: return TO_MUX(0, 0); 333 case 26U: return TO_MUX(0, 0);
245 case 27U: return TO_MUX(1, 0); 334 case 27U: return TO_MUX(1, 0);
@@ -306,7 +395,11 @@ int16_t adc_read(adc_mux mux) {
306#elif defined(RP2040) 395#elif defined(RP2040)
307 adcConversionGroup.channel_mask = 1 << mux.input; 396 adcConversionGroup.channel_mask = 1 << mux.input;
308#else 397#else
309 adcConversionGroup.sqr[0] = ADC_SQR1_SQ1_N(mux.input); 398 adcConversionGroup.sqr[0] = ADC_SQR1_SQ1_N(mux.input)
399# if ADC_DUMMY_CONVERSIONS_AT_START >= 1
400 | ADC_SQR1_SQ2_N(mux.input)
401# endif
402 ;
310#endif 403#endif
311 404
312 ADCDriver* targetDriver = intToADCDriver(mux.adc); 405 ADCDriver* targetDriver = intToADCDriver(mux.adc);
@@ -321,9 +414,9 @@ int16_t adc_read(adc_mux mux) {
321 414
322#if defined(USE_ADCV2) || defined(RP2040) 415#if defined(USE_ADCV2) || defined(RP2040)
323 // fake 12-bit -> N-bit scale 416 // fake 12-bit -> N-bit scale
324 return (*sampleBuffer) >> (12 - ADC_RESOLUTION); 417 return (sampleBuffer[ADC_DUMMY_CONVERSIONS_AT_START]) >> (12 - ADC_RESOLUTION);
325#else 418#else
326 // already handled as part of adcConvert 419 // already handled as part of adcConvert
327 return *sampleBuffer; 420 return sampleBuffer[ADC_DUMMY_CONVERSIONS_AT_START];
328#endif 421#endif
329} 422}